Abstract-This article discusses the implementation of the basic operations of modular arithmetic, addition and multiplication, for the case of data presentation in unitary codes. Analytical descriptions of the functions that are implemented at the outputs of the modular adder and the modular multiplier are proposed. We give logical schemes of the adder and multiplier by modulo three. These schemes are more efficient compared to their counterparts.
INTRODUCTION
The use of a modular arithmetic apparatus allows us to improve the performance of computing devices through parallel and independent processing of digital signals. The modular presentation of information provides more reliable detection and correction of errors in its storage and transfer, as well as the perfor mance (computing) of arithmetic operations [1, 2] .
At present, a number of methods of synthesis of adders and multipliers for a given modulo have been developed (see, for example, [2] [3] [4] [5] ).
In this paper the synthesis of devices that implement the double arithmetic operations of addition and multiplication in unitary codes by modulo P is shown. As an example, we considered in detail the imple mentation of these operations for the values of the modulo P = 3 and P = 5. This paper gives a schematic diagram that implements some superposition of these operations. This scheme is synthesized by applying the method of block structured synthesis [6] .
BASIC CONCEPTS AND PROPERTIES
Application of unitary codes is widespread in the computing method of data presentation. Operand A in a unitary code by modulo P is represented by means of a p bit binary vector (a 0 , a 1 , …, a p -1 ), where a i = 1 if and only if where A ≡ i (mod P), where i = 0, 1, …, p -1.
Since the binary vector (a 0 , a 1 , …, a p -1 ) contains exactly one unit, then the following equality is true:
which, given the fact that 1 -a i = is equivalent to the expression .
Devices that implement the operations of addition A + B = S (mod P) and multiplying A ⋅ B = R (mod P) in unitary codes by modulo P will be denoted as ℜ 1 (modular adder) and ℜ 2 (modular multiplier), respec tively. The main property of logic functions which are realized at the output of ℜ 1 and ℜ 2 , respectively, where k = 0, 1, …, p -1, can be formulated with help of the following two assertions. Assertion 1. The definition of the operation A + B = S (mod P) implies that S k = 1 if and only if a i + b j = 2, where i + j = k (mod P) and i, j = 0, 1, … , p -1.
Assertion 2. The definition of A ⋅ B = R (mod P) implies that R k = 1 if and only if a i + b j = 2, where i ⋅ j = k (mod P) and i, j = 0, 1, … , p -1.
Later, as a criterion of the optimality of the scheme S(ℜ) of computing device ℜ, we will use its char acteristics such as complexity of l(ℜ) (number of inputs of the logic elements), the depth g(ℜ) (which usu ally determines the performance of the scheme), and the number of external leads m(ℜ). In this regard, the effectiveness of the synthesized logic circuits below S(ℜ 1 ), S(ℜ 2 ), S(ℜ*) of the devices ℜ 1 , ℜ 2 , ℜ* will be evaluated against the values of these characteristics.
In the following are given the analytical representations of functions that are implemented at the out puts of the adder ℜ 1 and multiplier ℜ 2 for the condition that P = 3 and P = 5. 
Taking into account the equality 1 -a 2 = and 1 -b 2 = it can be argued that the conditions for a 1 + b 1 = a 2 + b 2 and a 1 + b 1 + + = 2 are equivalent (by analogy with these conditions, the following In this regard, the system of representations (4) is equivalent to the system The main advantage of the logic circuit is the minimumy number of S 2 (ℜ 1 ) external findings, equal to seven (four inputs and three outputs).
Logic circuits S 1 (ℜ 1 ) and S 2 (ℜ 1 ) ( Fig. 1 ) of the adder of unitary codes by modulo three ℜ 1 are more effective in complexity, depth, or the number of external leads in comparison with all known analogs (see, for example, invention patents Republic of Belarus 13247, 3270, 2473, 2314, and 2305). A simple analytical description of the functions R 0 , R 1 , and R 2 is represented by the following asser tions. The condition of a 1 + b 1 = 2 is equivalent to a 1 = b 1 = 1, and the condition a 2 + b 2 = 2 is equivalent to a 2 = b 2 = 1. In this regard, a combination of two terms of a 1 + b 1 = 2 or a 2 + b 2 = 2 is equivalent to one condition a 1 + 2a 2 
Similarly, the set of conditions a 1 + b 2 = 2 or a 2 + b 1 = 2 is equivalent to one condition a 1 + 2a 2 
Figure 2(a) shows the logical scheme of S 1 (ℜ 2 ) of the multiplier ℜ 2 which contains an elment EXCLUSIVE OR with the threshold of two and two elements EXCLUSIVE OR with a threshold of three. Scheme S 1 (ℜ 2 ) has the following characteristics: l(ℜ 2 ) = 16, g(ℜ 2 ) = 1, and m(ℜ 2 ) = 7 (Patent invention Republic of Belarus 12448).
In Fig. 2(a) scheme S 1 (ℜ 2 ) exceeds the existing analogs in some characteristics (see, for example, pat ents for invention Republic of Belarus 6568, 12000).
It should be noted that there are simpler analytical representations of logic functions R 0 , R 1 , R 2 . Properties
and b 1 + b 2 = Then the following two chains of equivalent transformations will hold:
In accordance with the assertion proved above, logic functions R 0 , R 1 , R 2 can be represented as follows: (6) Figure 2(b) shows a logic circuit S 2 (ℜ 2 ) synthesized by using (6). The scheme S 2 (ℜ 2 ) contains an ele ment OR and two elements EXCLUSIVE OR with a threshold of three and has the following characteris tics: l(ℜ 2 ) = 10, g(ℜ 2 )= 1, and m(ℜ 2 ) = 8.
The scheme S 1 (ℜ 2 ) has a smaller number of external leads, and the scheme S 2 (ℜ 2 ) has less complexity (by the number of inputs of logic elements).
COMPUTATIONAL DEVICE FOR MODULO THREE
Let the device ℜ implement some superposition of the operations of addition and multiplication. In the synthesis of the device, ℜ can use a block structured method of logic synthesis [6] . The method con sists of the following. Originally it is formed by the structure of the device ℜ, consisting of interconnected "units," realizing the arithmetic operations of addition and multiplication. Then each of the "units" is replaced by a suitable (for this structure) logic scheme.
As an example, consider the problem of synthesizing device ℜ*, designed for implementation in the unitary codes of arithmetic operation A ⋅ B + C ⋅ D = S (mod 3).
The structure of the device ℜ* contains one "unit" of addition and two "units" of multiplication. If we substitute the "units" into the appropriate logic schemes S 2 (ℜ 1 ) and S 2 (ℜ 2 ) which are shown in Fig. 1(b) and Fig. 2(b) , we obtain a logic scheme S(ℜ*) of the device ℜ*, shown in Fig. 3 .
The logic scheme S(ℜ*) contains two elements OR, two elements EXCLUSIVE OR with a threshold of three, and three elements EXCLUSIVE OR with a threshold of two and has the following characteris tics: l(ℜ*) = 28, g(ℜ*) = 2, and m(ℜ*) = 11. The logic scheme S(ℜ*) is more effective compared with their counterparts (see the patent for the invention Republic of Belarus 9341, 10535). 
ADDITION OF UNITARY CODES BY MODULO FIVE
In the following we will give simpler analytical descriptions of the functions S 0 , S 1 , S 2 , S 3 , S 4 . Based on the above reasoning, it follows that the description of logic functions S 0 , S 1 , S 2 , S 3 , S 4 through the assertion 6, is equivalent to the system of conditions
System of conditions (7) can be used in the synthesis of logic scheme S(ℜ 1 ) of the adder ℜ 1 intended to implement the addition operation A + B = S (mod 5). In this case, logic scheme S (ℜ 1 ) will contain ten elements EXCLUSIVE OR with a threshold two (each of which has four inputs), and the five elements AND, and will have the following characteristics: l(ℜ 1 ) = 50, g(ℜ 1 ) = 2 and m(ℜ 1 ) = 15.
Synthesized in this way logic scheme S(ℜ 1 ) of the modular adder ℜ 1 will be more efficient compared with existing analogs (see, for example, patents for invention Republic of Belarus 2991, 10834).
MULTIPLICATION OF UNITARY CODES BY MODULO FIVE
Consider the multiplication A ⋅ B = R (mod 5) by a unitary code, where A = (a 0 , a 1 , a 2 , a 3 , a 4 ) A similar scheme carried out is proof of the allegations regarding the functions R 2 , R 3 , and R 4 .
From the above assertion 7 we should make a new statement, which allows the use of simplifying the analytical representation of the functions R 0 , R 1 , R 2 , R 3 , and R 4 . The proof of the assertion concerning the submission of functions R 2 , R 3 , and R 4 is similar.
From assertion 8, it follows that
The system of conditions presented above can be used in the synthesis of logic scheme S(ℜ 2 ) of the multiplier ℜ 2 designed to implement the multiplication operation A ⋅ B = S (mod 5). Synthesized with the same logic scheme S(ℜ 2 ) will contain eight EXCLUSIVE OR with a threshold elements, each of which has eight inputs, and five elements OR. Scheme S(ℜ 2 ) will have the following characteristics: l(ℜ 2 ) = 74, g(ℜ 2 ) = 2, and m(ℜ 2 ) = 15.
The logic scheme S(ℜ 2 ) exceeds the existing analogs in some characteristics (see, for example, patents for invention Republic of Belarus 10531, 10652, 13493).
CONCLUSIONS
This paper proposes analytical representations of logic functions, realized at the outputs of the modular adder and a modular multiplier, provided that P = 3 and P = 5. Based on the application of the proposed approach, analytical representations are synthesized for logic adders and multipliers, differing by com plexity and number of external leads. The synthesized logic schemes of adders and multipliers exceed all existing analogues in complexity, depth, or number of external leads. As an example, the problem of syn thesis of the device that implements the superposition of the operations of addition and multiplication was consider. To solve this problem, we used the method of [6] .
For all logic schemes presented in the article, patents for an invention of the Republic of Belarus were prepared and filed. 
